FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. PATENT AND TRADEMARK OFFICE IMEC65.1CP1C1 09/873553 INFORMATION DISCLOSURE STATEMENT BY APPLICANT APPLICANT FEB 0 5 2002 Schaumont, et al. (USESEMERAL SHEETS IF NECESSARY) FILING DATE **GROUP** Technology Center 2100 2123 June 4, 2001

JAN 1 8 2002 🛱

Text C. T. DC	19 Extens		U.S. PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
RF	5,493,508	2/20/96	Dangelo, et al.	364	489	716/5
RF	5,544,067	8/06/96	Rostoker, et al.	- 395	-500.05	703/14
RF	5,623,418	4/22/96	Rostoker, et al.	-395	- 500.02 -	716/1
RF	5,726,902	3/10/98	Mahmood, et al.	-995-	500:07	716/6
RF	5,870,585	2/09/99	Stapleton	-395-	-500.26~	703/15
RF	5,923,867	7/99	Hand	703	14	

			FOREIGN PATENT DOCUMENTS				
EXAMINER	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS	LATION
INITIAL		ļ				YES	NO
QF	EP0445942A2	2/25/91	Europe	_			
RF	EP0772140A1	7/05/97	Europe				

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)
RF	Altmeyer, et al., "Generating ECAD Framework Code from Abstract Models", Proc. Of the 32 nd ACM/IEEE Conf. On Design Automation, June 1995, pp. 88-93.
RF	Basu, A., et al., "DOORS: An Object-Oriented CAD System for High Level Synthesis", IEE Proceedings – Computers and Digital Techniques, Vol. 144, Issue 5, pp. 331-342, September 1997.
RF	Bill Lin, "System Design Tools for Broadband Telecom Network Applications" XP-002114729, 1996, pps. 23-26.
RF	Bolsons, et al., "Hardware/Software Co-Design of Digital Telecommunications System", Proceedings of the IEEE, Vol. 85, Issue 3, pp. 391-418, March 1997.
RF	Bredenfeld, et al., "Tool Integration and Construction using General Graph-Based Design Representations", Proc. Of the 32 nd ACM/IEEE Conference on Design Automation, June 1995.
RF	Burr, et al., "OPERAS in a DSP CAD Environment", Proceedings of the European Design Automation Conference, September 1994, pp. 130-135.
QF	Chao, et al., "Efficient Retiming and Unfolding", IEEE Inter. Conf. On Accoustics, Speech and Signal Processing, 1993, Vol. 1, pp. 421-424, April 1993.
RF	DeMicheli, G., et al., The Olympus Synthesis System* IEEE Design & Test of Computers, Vol. 7, Issue 5, pp. 37-53, October 1990.
RF	Forest, John, "Implementation-Independent Description Using an Object-Oriented Approach, in Co-Design-Computer-Aided Software/Hardware Engineering", IEEE Press Marketing, 1995, pps. 263-278.
RI=	Gupta, R., et al., "Using a Programming Language for Digital System Design", IEEE Design & Test of Computers, pp. 72-80, April-June 1997.
RF	Hylander, P., et al., Object Oriented VLSI Design Automation for Pulse Coded Neural Networks*, IEEE International Conference on Neural Networks, Vol. 3, pp. 1825-1829, July 1994.
ZF	Lanneer, et al., "An Object-Oriented Framework Supporting the full High-Level Synthesis Trajectory" Computer Hardware Description Language and their Applications, XP-002114731, 1991, pps. 301-320.

EXAMINER	PUSSELL.	FRETA	DATE C	ONSIDERED 4	Z3.04	7
	E(155CL).		ľ		/	i

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO. IMEC65.1CP1C1

APPLICATION NO.
09/873553
RECEIVED

2123

FEB 0 5 2007

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

(USE SEVERAL SHIPETS IF NECESSARY)

APPLICANT Schaumont, et al.

FILING DATE June 4, 2001 Technology Center 2100

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)
RF	Lavenier, D., et al., "From Behavioral to RTL Models" An Approach", Proceedings of the Fifth International Workshop on Rapid System Prototyping, pps. 153-161, June 1994.
ZF	Moon, et al., "An Object-Oriented VHDL Design Environment", Proc. Of the 27 th ACM/IEEE Design Automation Conf. Pp. 431-436, June 1990.
RF	Nagasmay, et al., "Specification, Planning and Synthesis in a VHDL Design Environment", IEEE Design & Test of Computers, Vol. 9, Issue 2, pp. 58-68, June 1992.
RF	Pangrie, B.M., et al., An Integrated Multi-Levey Synthesis System*, First International Workshop on Rapid System Prototyping, pp. 167-175, June 1990.
RF	Poechmuller, et al., "A CAD Tool for Designing Large, Fault-Tolerant VLSI Arrays", Proceedings of the First Great Lakes Symposium on VLSI, 1991, pp. 132-137.
RF	Sarkar, S., et al., "Synchronization of Communicating Modules and Processes in High Level Synthesis", Proc. Of the 8 th International Conference on VLSI Design, a995, pp. 87-92, January 1995.
RF	Schaumont, et al., "Synthesis of Multi-Rate and Variable Rate Circuits for High Speed Telecommunications Applications" XP-002114732, 1997, pps. 542-546.
QF	Stoel, et al., "VIOOL for Hardware/Software Codesign", Proc. 1995 Inter. Symp. On System Eng. Of Computer Bases Systems, pp. 333-340, March 1995.
RF	Swarny, S., et al., "Object Oriented Extensions to VHDL", Computer Vol. 28, No. 10, pp. 18-26, October 1995.
RF	Tanurhan, et al., "An Approach for Integrated Specification and Design of Real-Time Systems", Proceedings of the EURO-VHDL '96 and European Design Automation, September 1996, pp. 258-263.
RF	Van Rompaey, et al., "CoWare-A Design Environment for Heterogeneous Hardware/Software Systems", Proc. EURO-DAC pp. 252-257, September 1996.
RF	Vemuri, et al., "An Integrated Multicomponent Synthesis Environment for MCM's", Computer, Vol. 26, Issue 4, pp. 62-74, April 1993.
RF	Yang, L., et al., "Object-Oriented Design of an Expandable Hardware Description Language Analyzer for a High Level Synthesis System", Proc. Twenty Fifth Hawaii Inter Conference on System Sciences, Vol. 2, January 1992.
RF	York, G., et al., "An Integrated Environment for HDL Verification", Proceedings of the IEEE International Verilog HDL Conference, pps. 9-18, March 1995.

S:\DOCS\EMN\EMN-8648.DOC 110501

EXAMINER

LISSEL FREJA

DATE CONSIDERED

9.23.04

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

' 2123

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT PATENT AND TRADEMARK OFFICE

U.S. DEPARTMENT OF COMMERCE

(USE SEVERAL SHEETS IF NECESSARY)

	U.S. PATENT DOCUMENTS						
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
R	1	5,933,356	08/03/99	Rostoker et al.	703	15	
RF	2	6,064,819	05/16/00	Franssen et al.	7,17	156	
RE	3	6,233,540	05/15/01	Schaumont et al.	763	14	
RF	4	6,606,588	08/12/03	Schaumont et al.	703	15	
RF	5	6,324,678	11/27/01	Dangelo, et al.	714	18	

APPLICANT

FILING DATE June 4, 2001

EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)
72F	6	Verkest, et al., 1996, pp. 357-386.
RF	7	Woo, et al., 1994, pp. 42-47.
RF	8	Yeh, et al., 1994, pp. 130-135.

RECEIVED

MAR 1 9 2004

Technology Center 2100

S:\DOCS\EMN\EMN-4372.DOC:sad 031104

EXAMINER

DATE CONSIDERED

9.23.04

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.